FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. 500987.02		APPLICATION NO. Not Yet Assigned			
INF	ORM	ATION DISCLOSU	APPLICANT(S) Daniel B. Penney							
(Use several sheets if necessary)							GROUP ART UNIT Not Yet Assigned			
			U.S	. PATENT 1	DOCUMENTS	·· · · · · · · · · · · · · · · · · · ·				
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME		CLASS		SUBCLASS	FILING DATE IF APPROPRIATE	
WIN	AA	5,021,688	06/04/91	Leforestier et al.		307		463		
WTN	AB	5,592,434	01/07/97	Iwamoto et al.		365		233		
MM	AC	5,781,497	07/14/98	Patel et al.		365		230.06		
NAN	AD	5,825,714	10/20/98	Kohno		365		230.06		
un	ΑĒ	5,881,017	03/09/99	Matsumoto et al.		365		230.04		
	AF									
	AG									
	AH									
	ΙA		<u> </u>							
	AJ	<u></u>								
			FORE	IGN PATEN	NT DOCUMENTS					
		DOCUMENT NUMBER	DATE		COUNTRY		CLASS SUBCLASS		TRANSLATION	
	<u> </u>		<u> </u>	 -		+			YES	NO
	AK			-						
	AL					-				
	AM			 					<u> </u>	
<u> </u>	AN					\Rightarrow				
	AO			<u> </u>					<u> </u>	
	,				Author, Title, Date, Pertinent					
NEN	ΑP	Choi, Y. et al., "16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate", IEEE Journal of Solid-State Circuits, Vol. 29, No. 4, April 1994, pp. 529-533.								
NAN	AQ	Sunaga, T. et al., "A Full Bit Prefetch Architecture for Synchronous DRAM's", IEEE Journal of Solid-State Circuits, Vol. 30, No. 9, September 1995, pp. 998-1005.								
EXAMINER War Voyer DATE CONSIDERED 2/27/04										
* EXAMINI					formance with MPEP 609. Dr		ough ci	tation if not in	•	